I. INTRODUCTION

O
WING to the constraints of the current semiconductor technology, multilevel converters are often regarded as a solution for high-power applications [1] . Multilevel inverters are a topology that enhances the quality of the output voltage waveform, reduces dv/dt, and enables the construction of a high-power converter without the problem of switching seriesconnected semiconductor devices. High-power drives can be found in industrial sectors such as the mining, petrochemical, cement, and marine industries [1] . Commonly employed multilevel converters are the neutral point clamped (NPC), the flying capacitor (FC), and the various cascaded bridge converter topologies (CB) [2] - [4] . Commercially available NPC, FC, and CB converters include the Converteam MV7000, the Alstom Alspa VDM 6000, and the Siemens Perfect Harmony range, respectively [1] . Multiphase drives are also considered as being well suited to medium-and high-power applications [5] , [6] . Merging these two concepts seems natural, and several attempts have been reported recently [6] - [13] . The open-end winding (OeW) topology, originally described in [4] , can be considered as an alternative approach to create multilevel phase voltage waveforms [14] . OeW drives offer some advantages over conventional multilevel drives. One advantage is the reduced component count [9] , [14] compared with traditional equivalent NPC and FC converters. For example, a five-phase four-level NPC converter requires an additional 30 diodes and ten switches, whereas the equivalent FC converter requires an additional ten capacitors, diodes, and switches. Another advantage is the capability of the OeW topology to operate under faulted conditions [15] , [16] . It has been suggested in the literature that such drives may offer an alternative supply solution in applications such as electric vehicles (EVs) and hybrid EVs (HEVs) [17] , [18] , electric ship propulsion [9] , rolling mills [19] , and renewable electric energy systems [20] .
One disadvantage of this topology is that two isolated dc power supplies are required to feed the inverters in order to eliminate a path for zero-sequence current flow. A second disadvantage is that, if the dc-link voltages are in a ratio 2 : 1, the switches in the higher voltage dc link will need to tolerate twice the voltage than in the equivalent four-level NPC or FC converters [14] . For these reasons, the configuration considered here is not suitable for high-voltage applications, but may be an interesting solution for EV/HEV applications. The requirement for isolated dc links does not present a problem in EV/HEV applications where the isolated supplies can be formed using batteries. In these applications, where the dclink voltage is rather low and limited, a machine with a lower current rating can be utilized since the voltage across phases can be higher when two independent batteries are used instead of a single one [18] . Moreover, the multiphase structure offers further advantages such as a reduction of the per-phase current rating for a given machine power compared with the threephase alternative, the possibility of increased torque density, increased fault tolerance [5] , [6] , and lower acoustic noise [21] , all attractive attributes for EVs and HEVs. Furthermore, multiphase machines are under investigation in the framework of onboard integrated battery chargers [22] , [23] .
Application of two isolated two-level inverters with equal dc-link voltages enables drive operation with voltage waveform equivalent to that obtainable with a three-level voltage-source inverter (VSI) in the single-sided supply mode [14] . Compared with the equal dc-link voltage topology, having different dc-link voltages can lead to more voltage levels, which can further improve drive performance [24] . Use of dc-link voltages in the ratio 2 : 1 enables performance equivalent to the four-level VSI [14] . Until very recently [25] , [26] , dc links with unequal voltages have been studied in relation to only three-phase drives [27] - [29] , where the space vector modulation technique was used to control the inverters. The drive is able to produce 37 phase voltage space vector locations forming 54 equilateral triangular sectors [27] . The developed space vector pulsewidthmodulation (SVPWM) algorithm requires large lookup tables in order to identify the sector the reference occupies and the switching sequences to be applied, making the scheme difficult to implement. A fractal-based SVPWM method with low computational burden is proposed in [28] ; it relies on the fact that a three-phase system produces simple triangular subsectors. This technique cannot be easily adapted to five-phase drives since the five-phase system does not produce such uniformly distributed subsectors and there is also more than one plane to consider.
The modulation strategies discussed so far consider both inverters as a single "coupled" entity. A decoupled SVPWM algorithm that views the inverters as individual two-level converters is discussed in [29] . The method is based on sharing the reference between two inverters in the same ratio as the dc-link voltages, i.e., 2 : 1, with both inverters having the same switching frequency. A second strategy utilizes switching of the two inverters using switching frequencies that are proportional to their dc-link voltage with respect to the overall dc-link voltage. Power losses that come from switching losses are equalized between inverters in this way.
In the case of multiphase multilevel drives, the large number of switching states and voltage space vectors, combined with the requirement to consider several planes simultaneously in order to achieve optimum performance [5] , means that carrierbased pulsewidth-modulation (CBPWM) methods are preferable due to simplicity. Comparison of CBPWM and SVPWM methods shows that CBPWM is capable of achieving the same level of performance as the SVPWM method while requiring a much reduced computational burden [11] . It is for these reasons that CBPWM methods are analyzed here.
Two modulation strategies, with carriers having in-phase disposition (PD) and alternative phase opposition disposition (APOD), are developed and investigated using simulations in [25] . It is shown that the operating mode of the converter can be selected using a simple reference offset; hence, the switching losses can be reduced when the drive operates at low speeds. In this paper, these modulation methods are experimentally examined using a four-level five-phase OeW induction machine drive prototype for the first time. It is shown that, in this topology, the inverter dead time has a stronger influence on drive performance than in the configurations analyzed in the past. This is because of simultaneous dead-time intervals in two inverters, which causes triggering of unwanted voltage levels and additional distortion of the phase voltage waveforms. This paper experimentally investigates the dead-time spike phenomenon, and a simple alteration to the pulsewidthmodulation (PWM) strategies, which minimizes the occurrence of so-called dead-time spikes, is proposed and evaluated. There is no evidence in literature that application and implementation of CBPWM and dead-time-induced voltage spikes in four-level multiphase drive systems with an OeW configuration has been studied until now, except for the simulation study in [26] , which is the starting point for this paper. It is demonstrated that the spike removal algorithm (SRA) is very effective and that closed-loop current control alone cannot mitigate the issue. This paper also investigates for the first time the performance of the four-level drive under field-oriented control (FOC). The current controllers in the x-y plane are synchronized to the dominant dead-time generated harmonics (i.e., the third and seventh).
This paper builds on previous work reported in [25] and [26] . It begins with a description of the topology, along with the impact of the dc-link voltage ratio, before describing the developed modulation methods. Next, the dead-time-induced voltage spike phenomenon is described, and a solution for the dead-time spikes removal is introduced. Experimental investigation of the problem follows, together with the experimental verification of the developed solution, using open-loop V/f control. Performance of the modulation techniques is thus not influenced by the current controllers. Finally, implementation of closed-loop current control in conjunction with FOC is described, and a high-performance multilevel multiphase OeW drive is realized and experimentally tested for the first time.
II. MULTIPHASE OEW TOPOLOGY WITH DUAL INVERTER SUPPLY AND UNEQUAL DC-LINK VOLTAGES
The drive consists of a five-phase induction machine, supplied via two isolated two-level PWM VSIs, as shown in Fig. 1 , where VSI 1 is supplied from V dc1 , and VSI 2 is supplied from V dc2 . Leg voltages of two VSIs, i.e., v 1i and v 2i , are defined with respect to the inverters' lower dc-link rails, denoted by N 1 and N 2 in Fig. 1 . Actual phase voltage can be calculated as
where v N 2N 1 represents the potential difference between two bottom rails of VSI 1 and VSI 2 dc links, that is, commonmode voltage (CMV). However, in order to establish correlation between this topology and an equivalent drive with single-sided supply, one can use an equivalent drive model, as explained in [25] , which represents a single-phase equivalent open-end configuration (denoted by a dashed box in Fig. 1 ), suitable for comparison with multilevel inverters. In this case, voltage potentials of N 1 and N 2 are equal, and phase voltage in the equivalent model can be compared with leg outputs of singlesided multilevel inverters. Let us define next the switching states S ji , which correspond to the jth inverter and ith phase in Fig. 1 . Switching state is equal to the state of upper switch, 1 if S upji is turned on, and 0 otherwise. Clearly, there are four possible combinations in the equivalent model, as listed in Table I . For each of them, leg voltage outputs are defined with regard to the dc-link voltage ratio r, i.e.,
where V dc1 ≥ V dc2 , and V dc represents the dc-link voltage of the equivalent single-sided supply (V dc = V dc1 + V dc2 ). Setting r = 1 results in an OeW drive that is equivalent to the three-level single-sided topology. In that case, states with N = 1 and N = 4 in Table I result in the same equivalent phase voltage level. This case is analyzed in detail in [12] and [13] . For r > 1, the number of phase voltage levels will be four, and the number of space vectors will increase. The first important consequence of r > 1 is the absence of redundant switching states that exist in the case of equal dc-link voltages, meaning that each switching state results in a different equivalent voltage level. In general, three out of four equivalent phase voltage levels are actually dependent on r. Therefore, it is important to determine the influence of the dc-link voltage ratio on the drive properties. In order to allow easier comparison with other solutions, the drive properties are initially analyzed using the vector space decomposition approach [5] . Since the drive comprises two two-level five-phase inverters, the overall number of switching states is 2 5 × 2 5 = 1024. The influence of the dc-link voltage ratio on the space vector magnitudes is illustrated in Fig. 2 , where circular lines apply to the first sector, and radial lines apply to the ninth sector. Phase voltage space vectors for r = 1.5 and 3 are more clustered, whereas r = 2 provides a more homogeneous vector distribution. Table I shows that only r = 2 provides equidistant phase voltage levels. In this case, 781 voltage space vectors are generated, of the same values as in the case of a single-sided four-level inverter. When r = 1, 211 voltage space vectors are available [12] ; hence, from this point of view, better performance can be expected in the case when r = 2.
III. DEVELOPED MODULATION TECHNIQUES
Setting r = 2 and using the overall dc-link voltage V dc = 600 V results in V dc1 = 400 V and V dc2 = 200 V. Since four switching combinations of two inverters in one drive phase are possible (see Table I ), four different equivalent phase voltage levels, namely, −200, 0, 200, and 400 V, result. Consequently, three carrier signals are required. The reference voltage of one phase with min-max injection [11] and carriers for both PD and APOD PWM are shown in Fig. 3 , where all signals are normalized with V dc , and zero per-unit value corresponds to the lowest voltage level (−200 V). Modulation index M is defined as a ratio between the reference amplitude and one-half of the total dc-link voltage V dc /2. Hence, assuming zero-sequence (min-max) injection, the modulation index spans from 0 to 1.05 in the linear modulation region.
Comparison of the reference and carriers (see Fig. 3 ) produces three logic variables A 1i , A 2i , and A 3i , i.e.,
where v * i is the reference voltage for the ith phase, whereas C k is a carrier. Since there are two inverters and three carrier signals, the inverter switching states S ji cannot be directly obtained from variables A 1i , A 2i , and A 3i . Table II shows the Karnaugh maps that are used to derive the simplest conversion from logic variables A ki to switching signals S ji . The sum-ofproduct form was chosen, which provides relations
These apply to both PD and APOD PWM. Table II shows that there are "do not care states", marked with "X." These states represent logic states (A 1i , A 2i , A 3i ), which cannot occur. For example, A 1i = 0, A 2i = 1, and A 3i = 0 is not possible since the reference v * i cannot be less than C 1 , while at the same time being greater than C 2 or C 3 . From Fig. 3 , it can be concluded that the instantaneous reference value can belong to one of the three so-called reference zones, defined with voltage levels. This is summarized in Table III , together with operation mode in each of the zones of the two VSIs.
Since two dc-link voltages are isolated and unequal, one additional parameter is introduced. Reference offset R offset represents a harmless dc component in the CMV v N 2N 1 (see 4 . Selection of different PWM modes using R offset . The phase voltage reference for four-level operation is shown, for different modulation index and reference offset parameters. Fig. 1 ), which can be used for selecting different operating modes [25] . In Fig. 3 , R offset = 1/2 is used, since full dclink voltage utilization is needed for modulation indices higher than 0.7, for the case when min-max injection is applied. This reference offset value leads to two-level operation in the low modulation index range (0 < M ≤ 0.35), since the reference will be completely in the second reference zone (see Fig. 3 and Table III ). For M > 0.35, the same reference offset leads to four-level operation. It can be seen that two-level operation, which is used in the low modulation index range, is formed with simultaneous switching in two VSIs, since both inverters operate in PWM mode in reference zone 2 (see Table III ). This leads to additional switching losses. Therefore, two-level operation can be utilized by setting R offset = 1/6 or 5/6. In these two cases, the CMV dc component will be different, but only VSI 2 will operate in PWM mode, whereas all leg voltages of VSI 1 will be on the same voltage potential. Consequently, VSI 1 forms star connection between stator windings, for M ≤ 0.35. The influence of R offset on the number of voltage levels is depicted in Fig. 4 .
The reference offset can be used to achieve three-level operation. This could be done, for low (M ≤ 0.35) and medium modulation index ranges (0.35 < M < 0.7), by setting R offset to either 1/3 or 2/3. In these cases, the phase voltage reference will pass through two reference zones (see Fig. 4 and Table III ), leading to different switching behaviors depending on the reference zone. For example, when R offset is 1/3, both inverters will operate in PWM mode when the reference passes through the second reference zone, whereas only VSI 2 will operate in reference zone 1. This asymmetrical operation leads to an increased low order harmonic content in phase voltage and current spectra. Therefore, in the proposed solution, the drive will operate as a two-level drive with only one VSI in PWM mode for M ≤ 0.35, whereas for the rest of the modulation index range, four-level operation will be utilized.
IV. DEAD-TIME-INDUCED VOLTAGE SPIKES
In general, during dead-time intervals, output voltages of the VSIs are determined by the load current, which flows through antiparallel diodes. As a result, there are two possible scenarios [26] :
• In scenario 1, the phase voltage during dead time takes the value equal to one of the two voltage levels between which the transition is to be done.
• In scenario 2, the phase voltage during dead time takes the value that is different from both initial and final voltage levels between which the transition is to be done.
As far as single-sided supplied drives are concerned, only scenario 1 is possible. For example, in a four-level NPC inverter [30] , only one complementary switch pair in the leg will change state during transition between adjacent leg voltage levels. On the other hand, in a four-level OeW drive, the voltage is formed as a difference of corresponding leg voltages of the two inverters. Scenario 1 will occur when transition from one phase voltage level to the adjacent voltage level is to be accomplished by switching one inverter only, whereas the leg voltage of the second inverter in that phase remains unchanged.
When leg voltages in both inverters must be changed in order to make phase voltage transition between adjacent levels, scenario 2 will take place. This causes an unwanted phase voltage level during dead-time intervals. The direction of this voltage level is determined by the sign of the phase current. This phenomenon is explained in detail in [26] and is addressed here with the help of Figs. 1 and 5. Semiconductor states in the first phase, during the nth switching period (T S = 500 μs), are shown in Fig. 5 , for negative phase current and phase voltage reference in zone 2. For discussion purposes, dead time is set to 15 μs. The switch state is 1 when corresponding power transistor or diode conducts; otherwise, it is 0. Since the phase current is negative in the whole switching period (with respect to notation in Fig. 1 ), diodes D up11 and D dn21 will conduct, while diodes D dn11 and D up21 will be turned off. Having in mind the data in Table I , in the time instant t = (n − 1) · T S S up11 and S up21 should be turned on, which will result in an equivalent phase voltage of 1/3V dc . However, since the current i 1 is negative, S up11 will not conduct. Instead, antiparallel diode D up11 will be turned on, whereas complementary transistors S dn11 and S dn21 are off. Thus, the current will flow through S up21 and D up11 . This continues until t = t 1 , when the first transition occurs. The equivalent voltage should change from 1/3V dc to 0 at t 1 ; however, the dead-time interval will start in both inverter legs. The end of the dead-time interval is marked with t 2 . It follows that the phase voltage during interval t 1 < t < t 2 will not be determined by switches in this phase, but with phase current sign, which means that diodes D up11 and D dn21 will conduct, and the equivalent voltage level will be 2/3V dc rather than 0. The consequence of this transition is an unwanted voltage level (200 V) in the phase voltage (v 1 ), as shown in Fig 5. Similarly, at time instant determined with the second reference intersection with carrier signal (t = t 3 ), another dead-time spike will occur (of duration t 4 − t 3 ), with the same direction and amplitude.
From the control point of view, it is important to notice that both PWM strategies lead to the simultaneous switching of the VSIs (S 1i and S 2i ). As a consequence, dead-time intervals appear at the same time in both VSIs. Therefore, the deadtime SRA, which was proposed in [26] , is based on reference shifting. This ensures that the gating signals are not changed at the same time. When this is applied to the situation described above, S up11 turns off, followed by S up21 . Therefore, when S dn11 turns on, the current flows through S dn11 and S up21 , and the equivalent phase voltage is held at 1/3V dc . Next, S up21 switches off, and the current flows through D dn21 ; thus, the equivalent phase voltage is 0, as expected. This situation is shown in Fig. 6 . The SRA results in a slightly asymmetrical phase voltage waveform. This does not lead to any significant harmonic distortion since similar waveforms, but with inverse asymmetry, will take place when the phase current changes its sign. Further details of the SRA follow in the next section, along with analysis of the harmonic performance.
V. DEAD-TIME SPIKE ELIMINATION ALGORITHM
As previously described, dead-time spikes can be eliminated by modification of the modulation strategy, so that the deadtime intervals do not occur simultaneously in VSI 1 and VSI 2 when the reference is in carrier zone 2. This can be achieved with addition or subtraction of a small reference offset, which will shift in time the reference intersection with the carrier signal. The reference offset should be set to
where Δt is the dead-time duration. In this way, dead-time intervals in the same drive phase in two VSIs will take place one after another, rather than simultaneously. Although this is probably the simplest compensation method for dead-time spikes, it requires a different switching algorithm in the first and the second half of the switching period
The algorithm is depicted in Fig. 7 . For the nth switching period, it can be summarized as follows.
• For n · T S < t < (n + 0.5) · T S and i 1 > 0, the reference will be increased by Δr in the case of VSI 1 , whereas switching of VSI 2 should be governed with the original reference value.
• For (n + 0.5) · T S < t < (n + 1) · T S and i 1 > 0, the reference for VSI 1 should remain unchanged, whereas switching of VSI 2 should be determined with the reference value reduced by Δr. • For n · T S < t < (n + 0.5) · T S and i 1 ≤ 0, only the reference for VSI 1 should be reduced by Δr.
• For (n + 0.5) · T S < t < (n + 1) · T S and i 1 ≤ 0, only the reference for VSI 2 should be increased by Δr.
As a result, the dead-time interval will never coincide in the legs of two VSIs that are associated to the same phase. The modified PWM algorithm should be applied only when the reference is in zone 2. From the load perspective, this modification doubles the effective dead time, in comparison to the original PWM. This means that the antiparallel diodes will conduct twice longer and will either hold the current voltage level or switch to the next level, as in scenario 1. 
VI. EXPERIMENTAL RESULTS IN OPEN-LOOP V/f OPERATION
The results presented in this paper are obtained using the experimental system shown in Fig. 8 . The control algorithms are developed and tested using a dSPACE DS1006 processor board, whereas a DS5101 digital waveform output board is used for PWM generation. Two two-level VSIs are used to supply the five-phase induction machine. The machine parameters are provided in the Appendix. It is coupled to a dc machine and operated under no-load conditions, unless specified differently. The VSIs are supplied with unequal dc-link voltages of 400 and 200 V. The higher dc-link voltage is obtained using a Sorensen SGI-600-25 dc supply. The lower dc-link voltage is obtained via a Spitzenberger controllable power supply. The carrier frequencies are 2 kHz, and the semiconductor drivers have a fixed dead time of 6 μs.
First, the steady-state performance of the drive is investigated under open-loop V/f control for different modulation index values. This control method is used in order to determine the true performance of the CBPWM modulation techniques, without the inevitable influence of current controllers that will exist in FOC mode. Figs. 9-13 show oscilloscope recordings of the waveforms produced using APOD and PD PWM without and with the SRA. The leg voltages of VSI 2 and VSI 1 , associated with the first drive phase (v 11 and v 21 ) and the corresponding phase voltage (v 1 ) traces are given (channels 1, 2, and 3, respectively), together with the motor phase current (i 1 , channel 4). The transient performance of the drive operating under FOC is investigated in the next section, where the results are recorded using the dSPACE system.
It has been shown that simultaneous switching in reference zone 2 leads to unwanted transitions in phase voltage, which are visible as unwanted voltage transitions (spikes). Therefore, Fig. 11 . Experimental results for conventional PD and APOD PWM, for M = 0.2 and R offset = 1/6. Data acquisition and signal labels are the same as in Fig. 9 . spikes prevalence in produced phase voltage waveforms depends on how long phase voltage reference is in reference zone 2 per fundamental period. That is, for four-level operation, the occurrences of unwanted phase voltage levels are inversely proportional to M .
The phenomenon is illustrated in Figs. 9 and 10, during four-level operation with PD and APOD PWM methods. The waveforms show that dead-time spikes occur only when both VSIs are in PWM mode. The unwanted voltage levels (spikes) are less visible in the case of APOD PWM, since this modulation, under ideal conditions, already has higher voltage distortion than PD PWM. It is evident that the dead-time spikes are present only in the middle third of the phase voltage waveform, which corresponds to the reference crossing into zone 2. It has to be noted that the VSI's leg voltages do not contain dead-time spikes, since they are a consequence of combining leg voltages during common dead-time intervals. Therefore, the erroneous voltage levels will not cause overvoltage damage to the VSI components, but may lead to high-frequency electromagnetic interference (EMI) and acoustic noise. Two-level operation is shown in Fig. 11 , which is the same for both PD and APOD PWM, since the phase voltage reference is compared with the single-carrier signal (since R offset = 1/6, reference zone 1). It is obvious that two-level operation does not lead to dead-time spikes if a suitable reference offset is selected, causing only one inverter to switch.
Results of the SRA implementation in PD and APOD PWM are shown in Figs. 12 and 13, for M = 1 and 0.5, respectively. Waveforms for M = 0.2 are identical to those in Fig. 11 , since only one inverter is in PWM mode, and the reference is placed in zone 1, while the SRA has an effect on operation in zone 2 only.
Clearly, the dead-time spike elimination algorithm is very effective, but the nonideal nature of the inverters leads to some practical limitations. Namely, the SRA is conceptually based on synchronization of leg voltage transitions of two leg outputs, connected to the same OeW phase. Due to the different dynamic characteristics of insulated-gate bipolar transistors and antiparallel diodes, some minor spikes in phase voltage will exist, even when gating synchronization of gating signals is almost ideal. This is depicted in Fig. 14 , where only one switching transition is shown for PD PWM without and with the SRA, for the voltage reference in zone 2. Fig. 14(a) shows that, although the gating signals are synchronized, the leg voltages change at different times due to the dead time (implemented in the hardware), and therefore, the resultant phase voltage switches, for a short time, to an unwanted voltage level. Fig. 14(b) shows that the SRA suppresses this phenomenon by shifting the gating signals so that the legs switch as required; however, a very small glitch can still be seen around 11.5 μs.
Next, the harmonic performance of the PD and APOD PWM methods is experimentally compared using the total harmonic distortion (THD) as a figure of merit, i.e.,
Here, X i is the RMS value of the ith harmonic, the fundamental is denoted by X 1 , and K is set to 5000. The THD is calculated for the modulation index ranging from 0.1 to 1.05 in 0.05 increments and is shown in Fig. 15 . PD PWM offers superior performance; in particular, the current THD is significantly lower from M = 0.4 to M = 1. This is a consequence of the harmonic mapping, with APOD PWM generating slightly higher low-order harmonics that map into the low-impedance x-y plane [25] .
VII. CLOSED-LOOP CONTROL
High-performance control of multiphase multilevel drives has been dealt with relatively rarely, a notable exception being [24] . Likewise, PWM algorithms for OeW drives cover only open-loop VSI control [25] , [26] . This seems to be logical, since the number of levels and machine winding configuration (star-connected or open-end) influence the PWM algorithm only, whereas FOC of multiphase machines developed for twolevel converters can be used without any modification. However, it seems important to demonstrate the performance of the considered topology under the closed-loop control, since that is nowadays a standard approach in industrial applications. Furthermore, the impact of the SRA on the dynamic performance of the drive under FOC should be evaluated. For these reasons, this section discusses use of indirect rotor flux FOC to control the speed of the five-phase induction machine, as discussed in [5] . As with three-phase machines, only two current components (i d , i q ) are required for independent torque and flux control if the multiphase machine has nearly sinusoidal magnetomotive force distribution, as the case here. On the other hand, the existence of drive asymmetries, finite switching frequency, and other nonideal effects lead to the need for additional (x-y) current controllers if high efficiency is to be achieved [5] .
The inverter dead-time effect can be represented as a simple square wave [31] . This can be resolved into a set of odd harmonics; since the fifth harmonic cannot flow in a five-phase machine, the dominant harmonics are the third and the seventh. These harmonics appear as ac components in the x-y plane where the machine's impedance is low, since it consists of stator's resistance and leakage inductance only. It is demonstrated in [32] that the dead-time-caused harmonics can be suppressed using synchronous proportional-integral (PI) current controllers in the x-y plane. In this case, the third and seventh harmonics appear as the fourth and sixth harmonics, respectively. However, the PI controllers are unable to fully compensate ac components and require high bandwidth [33] . An alternative solution used here employs a multiple reference frame structure [34] , [35] using PI controllers in several synchronous reference frames in parallel. The method is based on separate control of the most dominant current harmonics. This solution requires two pairs of PI controllers, in order to suppress x and y components that correspond to the third and seventh harmonics. The current control structure is depicted in Fig. 16 . Current components labeled with i x3 , i y3 , i x7 , and i y7 are obtained with additional rotational transformations that rotate the second plane with −3 · ω and 7 · ω, where ω is the rotor flux space vector electrical angular speed. In this way, obtained i x3 , i y3 , i x7 , and i y7 are dc and almost constant, with a small ripple that comes from switching harmonics, which have amplitudes much lower than the original third and seventh harmonics. It should be noted that this current control scheme, while easy to understand, requires several transformations and PI controllers. A less computationally demanding solution, using resonant controllers, is given in [36] for any phase number. However, since a five-phase machine is considered here and only two harmonics are of interest, the computational saving would be small [37] .
The performance of the current control scheme, illustrated in Fig. 16 , is examined using the experimental setup shown in Fig. 8 . The PI controller parameters are provided in the Appendix. The PD PWM method is selected since it has been shown to be superior to APOD (see Fig. 15 ). The current spectra shown in Fig. 17 demonstrate that the PD PWM with closed-loop current control and the SRA is capable of achieving sinusoidal currents containing a negligible low-order harmonic content. Fig. 18 shows that the closed-loop current control system effectively suppresses the dead-time-induced low-order harmonics, in contrast to the open-loop V/f control. The dynamic performance of the FOC with the SRA is presented in Figs. 19-21 .
First, in Fig. 19 , the speed reference is stepped from 0 to 1500 r/min. As expected, the q-axis current reference, i.e., i * q , almost immediately steps to its maximum value and remains there until the reference speed has been met. The measured qaxis current, i.e., (i q ), tracks the reference closely. The power invariant transformation is used. This means that the magnitude of the stator current space vector will be √ 5 greater than the RMS value. The voltage reference v * 1 can be seen to cross into different reference zones without any discernable impact on the dynamic performance of the drive. During the transient (at approximately 0.7 s), the reference offset changes from 1/6 to 1/2, and thus, the operating mode changes from two to four levels. This transition leads to a change of CMV dc component, from −100 to 100 V; however, this has no effect on the drive performance, since the two dc sources are fully isolated. It has been noticed that parasitic capacitance between the VSIs' bottom rails can lead to a short spike in i q during changes in R offset ; this effect is reduced by limiting the rate of change of the reference offset, meaning that the transition of reference offset from 1/6 to 1/2 is ramped rather than instantaneous. The transition of reference offset lasts for two switching periods. This has no impact on the FOC dynamic performance.
Next, a speed reversal transient is examined. Fig. 20 shows the commanded speed stepping from 1500 to −1500 r/min at t = 3 s. Again, the dynamic performance of the drive is excellent with the q-axis current tracking the reference as expected. Finally, the response of the drive during step loading and unloading is given in Fig. 21 . Once again, a typical FOC response is observed with the dynamic performance being largely influenced by the speed PI controller tuning.
As the final experimental set of results, Figs. 22 and 23 illustrate phase voltage waveforms under FOC with and without use of the SRA. They demonstrate that closed-loop current control alone is not capable of suppressing unwanted voltage transitions, as shown in Fig. 22 . Hence, the SRA should be implemented in conjunction with FOC and closed-loop current control in both planes, in order to ensure removal of the deadtime-induced spikes (see Fig. 23 ). 
VIII. CONCLUSION
This paper has presented a four-level five-phase drive constructed using two two-level inverters and a five-phase induction machine with OeW structure. Inverter dc links are isolated in order to eliminate the path for zero-sequence current circulation. Presented analysis shows that equal dc-link voltages will lead to a three-level drive equivalent, whereas any unequal dclink voltage ratio will lead to a four-level operation. Analysis of space vector distribution shows that the dc-link voltage ratio 2 : 1 leads to the most homogenous distribution of space vectors in both planes, and this ratio is therefore chosen. Two carrier-based modulation strategies (PD and APOD PWM) are developed for this drive in conjunction with the dc-link voltage ratio 2 : 1. This paper shows that the inverter dead time can lead to the triggering of unwanted voltage levels in the phase voltages. A simple solution is proposed, and the performance of the CBPWM techniques is experimentally verified for the first time. It is shown that the PD PWM method offers better overall performance compared with the APOD PWM method.
The dynamic performance of the drive is investigated using indirect FOC in conjunction with closed-loop current control. Along with PI controllers operating on the fundamental, the current control scheme incorporates PI controllers in multiple reference frames synchronized to the third and seventh harmonics, the aim being to suppress the most dominant deadtime-induced current harmonics in the second plane, since the impedance presented to these harmonics is low. It has been demonstrated that the SRA has negligible impact on the dynamic performance of the drive and is expected to lead to reduced EMI. The presented experimental results demonstrate that this topology offers potential for EV/HEV applications where the dc-link voltages are low and isolation of the supplies is easier to achieve. Naturally, any merits/demerits of using the four-level OeW drive will depend on EV/HEV configurations, i.e., the dc-dc converter structure, battery packs, and the charging topology, and will need to be evaluated on a case-by-case basis.
APPENDIX
Five-phase induction motor: 50 Hz, 4-pole. Motor parameters: R s = R r = 3 Ω, L ls = 45 mH, L lr = 15 mH, and L m = 545 mH. Table IV shows the PI controller parameters.
